# Experiences Utilizing CPUs and GPUs for Computation Simultaneously on a Heterogeneous Node

COEPP 2017 August 22-24, 2017



This work performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract. DE-AC52-07NA27344.




### Sierra node is a POWER9 2 Socket Server

2x POWER9



4x Volta



### Sierra node is a POWER9 2 Socket Server



4x Volta




95% FLOPS Use the GPUs effectively

### Sierra node is a POWER9 2 Socket Server


2x POWER9

5% FLOPS Use the CPUs as well


4x Volta




95% FLOPS Use the GPUs effectively



CPU




1. Single MPI task per GPU





- 1. Single MPI task per GPU
- 2. Single MPI task per core



- 1. Single MPI task per GPU
- 2. Single MPI task per core
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)




CPU

- Single MPI task per GPU
- 2. Single MPI task per core
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)
- 3. Heterogeneous MPI tasks




CPU


- 1. Single MPI task per GPU
- 2. Single MPI task per core
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)
- Heterogeneous MPI tasks
  - Single MPI task per core




- Single MPI task per GPU
- 2. Single MPI task per core
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)
- Heterogeneous MPI tasks
  - Single MPI task per core
  - Some compute, some 'drive' the GPU



- Single MPI task per GPU ← launching big kernels?
- 2. Single MPI task per core ← launching many small kernels?
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)
- 3. Heterogeneous MPI tasks ← when 1 core sufficient to drive GPU?
  - Single MPI task per core
  - Some compute, some 'drive' the GPU




- Single MPI task per GPU ← launching big kernels?
- 2. Single MPI task per core ← launching many small kernels?
  - Multiple MPI tasks per GPU with Multi-Process Service (MPS)
- 3. Heterogeneous MPI tasks ← when 1 core sufficient to drive GPU?
  - Single MPI task per core
  - Some compute, some 'drive' the GPU
  - ⇒ Hard to project performance to future hardware



#### Control code

- Some MPI processes 'drive' the GPUs
- Other MPI processes compute on the CPU cores
- Be careful about the CPU core/GPU binding!




#### Control code

- Some MPI processes 'drive' the GPUs
- Other MPI processes compute on the CPU cores
- Be careful about the CPU core/GPU binding!

#### 2. Memory allocation

- Allocate the memory according to the task of the particular CPU core
- This was fairly straight-forward for a spatially decomposed MPI application where each MPI process owns its data



#### Control code


- Some MPI processes 'drive' the GPUs
- Other MPI processes compute on the CPU cores
- Be careful about the CPU core/GPU binding!

#### 2. Memory allocation

- Allocate the memory according to the task of the particular CPU core
- This was fairly straight-forward for a spatially decomposed MPI application where each MPI process owns its data

#### 3. Loop execution

- Portability: same source code?
- Proof of concept implementation in ARES using RAJA



#### 1. Control code

- Some MPI processes 'drive' the GPUs
- Other MPI processes compute on the CPU cores
- Be careful about the CPU core/GPU binding!

#### 2. Memory allocation

- Allocate the memory according to the task of the particular CPU core
- This was fairly straight-forward for a spatially decomposed MPI application where each MPI process owns its data

#### Loop execution

- Portability: same source code?
- Proof of concept implementation in ARES using RAJA


#### 4. Communication

Haven't explored GPU direct yet

# ARES is a massively parallel, multi-dimensional, multi-physics code [from Brian Ryujin's slides]

#### Physics Capabilities:

- ALE-AMR Hydrodynamics
- High-order Eulerian Hydrodynamics
- Elastic-Plastic flow
- 3T plasma physics
- High-Explosive modeling
- Diffusion, S<sub>N</sub> Radiation
- Particulate flow
- Laser ray-tracing
- MHD
- Dynamic mixing
- Non-LTE opacities



#### Applications:


- ICF modeling
- Pulsed power
- NIF Debris
- High-Explosive experiments



# memory allocation in ARES


- Differentiate memory use by context
  - Malloc CPU control code
  - cudaMallocManaged(UM) mesh data (accessed on CPU & GPU)
  - cudaMalloc (cnmem memory pools) Temporary GPU data

# Heterogeneous memory allocation in ARES




- Differentiate memory use by context
  - Malloc CPU control code
  - cudaMallocManaged(UM) mesh data (accessed on CPU & GPU)
  - cudaMalloc (cnmem memory pools) Temporary GPU data

# Heterogeneous memory allocation in ARES



- Differentiate memory use by context
  - Malloc CPU control code
  - cudaMallocManaged(UM) mesh data (accessed on CPU & GPU)
  - cudaMalloc (cnmem memory pools) Temporary GPU data
- Use control code to inject additional context
  - If the MPI process is 'driving' the GPU, do the above
  - If the MPI process is executing loops on the CPU core, allocate everything on the CPU

# Heterogeneous memory allocation in ARES




- Differentiate memory use by context
  - Malloc CPU control code
  - cudaMallocManaged(UM) mesh data (accessed on CPU & GPU)
  - cudaMalloc (cnmem memory pools) Temporary GPU data
- Use control code to inject additional context
  - If the MPI process is 'driving' the GPU, do the above
  - If the MPI process is executing loops on the CPU core, allocate everything on the CPU
- Gotchas
  - Dependencies may assume that 'USE\_CUDA' == allocate on GPUs
  - Touching UM from the CPU-only MPI process will slow things down

### loop execution in ARES


- 1: **RAJA::forall**<AresPolicy>(..., kernel);
  - AresPolicy: not thread safe, thread safe, etc.

# Heterogeneous loop execution in ARES



- 1: **RAJA::forall**<AresPolicy>(..., kernel);
  - AresPolicy: not thread safe, thread safe, etc.
  - AresArchPolicy: At runtime, select the appropriate policy according to where want to execute (future: MultiPolicy in RAJA)

# Heterogeneous loop execution in ARES




- 1: RAJA::forall<AresPolicy>(. . . , kernel);
  - AresPolicy: not thread safe, thread safe, etc.
  - AresArchPolicy: At runtime, select the appropriate policy according to where want to execute (future: MultiPolicy in RAJA)


```
1: if (run_on_gpu) then
```

- 2: //RAJA backend: GPU specific (CUDA, OpenMP)
- typedef DynamicPolicyAresPolicy, GPU> AresArchPolicy;
- 4: **RAJA::forall**<AresArchPolicy>(. . . , kernel);
- 5: **else**
- 6: //RAJA backend: CPU specific (Serial, OpenMP)
- 7: typedef DynamicPolicy<AresPolicy, CPU> AresArchPolicy;
- 8: **RAJA::forall**<AresArchPolicy>(. . . , kernel);
- 9: end if


# domain decomposition in ARES




# domain decomposition in ARES





# Heterogeneous domain decomposition in ARES





# Heterogeneous domain decomposition in ARFS






- Use hierarchical decomposition for Heterogeneous approach
- Decomposition impacts memory accesses

# Performance comparison


- ► ARES, 3D Sedov problem
- rzhasgpu, CUDA RAJA backend¹
- Baseline: 1MPI/GPU



<sup>1</sup>All results generated with pre-release versions of IBM compilers; improvements in performance expected in future releases

# Performance comparison

- ARES, 3D Sedov problem
- rzhasgpu, CUDA RAJA backend1
- Baseline: 1MPI/GPU




<sup>&</sup>lt;sup>1</sup>All results generated with pre-release versions of IBM compilers; improvements in performance expected in future releases



# Performance comparison

- ARES, 3D Sedov problem
- rzhasgpu, CUDA RAJA backend1
- Baseline: 1MPI/GPU



Size of inner-loop dimension impacts performance

<sup>&</sup>lt;sup>1</sup>All results generated with pre-release versions of IBM compilers; improvements in performance expected in future releases

## Best: 1MPI/GPU

4 MPI/GPU, MPS


Hetero

40

0

0

Improvement (%)



Baseline: 1MPI/GPU

0.5

When inner-loop dimension is large


1.5

- Memory use is optimal with 1MPI/GPU (4MPI/GPU results in smaller inner-loop dimension)
- Can't take a small enough chunk of work to give to the CPU

# Best: Heterogeneous







- Memory use the same as for 1MPI/GPU (slice in Y dimension)
- ▶ When Y dim. is large, can give smaller portions of work to CPU

# Best: Heterogeneous

Hetero


0.5

40

0



·10<sup>7</sup>



2

Problem size (zones)


- When Y dim. is large, can give smaller portions of work to CPU
- Right now, only give 1-2% of work to the CPU

1.5

\_\_host\_\_ \_\_device\_\_ decorated lambdas are significantly slower when running on the CPU because nvcc passes the lambda back to the host compiler wrapped in a std::function object.

## Best: 4MPI/GPU+MPS






- ► In all of these cases, ARES decomposition didn't cut further in X dimensions because Y and Z dimensions were large
- Memory use the same as for 1MPI/GPU

### Best: 4MPI/GPU+MPS






- ► In all of these cases, ARES decomposition didn't cut further in X dimensions because Y and Z dimensions were large
- Memory use the same as for 1MPI/GPU
- MPS may be beneficial if we use a special hierarchical decomposition


### Best: 4MPI/GPU+MPS






- In all of these cases, ARES decomposition didn't cut further in X dimensions because Y and Z dimensions were large
- Memory use the same as for 1MPI/GPU
- MPS may be beneficial if we use a special hierarchical decomposition
- Performance with MPS keeps changing keep reevaluating

# Heterogeneous load balancing



- 'Direction' of split certainly impacts memory performance
- Have to take into consideration memory access overhead, data transfer overhead, kernel launch overhead, etc.

# Heterogeneous load balancing



- 'Direction' of split certainly impacts memory performance
- Have to take into consideration memory access overhead, data transfer overhead, kernel launch overhead, etc.


#### Related work:

Heterogeneous task scheduling for accelerated OpenMP. Thomas R.W. Scogland, Barry Rountree, Wu-Chun Feng, Bronis R. de Supinski. Parallel & Distributed Processing Symposium (IPDPS), May 2012.

- Proposed changes to OpenMP which allow task scheduling on both the CPU and GPU
- Calculated the ratio for splitting the iterations via a linear program

### Conclusions

 Proof of concept implementation for utilizing the GPUs and all CPU cores to perform loop computation in ARES



- Performance portability courtesy of RAJA (same source code for CPU and GPU)
- Divide work via domain decomposition
- Load balancing between the CPUs and GPUs is non-trivial
- Compared performance of the 1MPI/GPU implementation, heterogeneous implementation, and 4MPI/GPU+MPS
- Performance with MPS is likely to change
- Memory access pattern dominates performance
- 'Square' domains may no longer be optimal